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Abstract—This letter shows a high-power, high-efflciency, wide-
band Class-E RF power amplifier designed upon the load admit-
tance synthesis concept and built using an uncomplicated low-loss 
load network with a low loss wideband admittance transformer as 
the main component. It uses a power Silicon LDMOS transistor to 
provide up to 145 W at 28 V peak power, up to 86 % drain efflciency 
over 3 5 % fractional bandwidth (from 85 to 120 MHz) and 15.6 dB 
gain at peak power without any adjustments. These are clear per-
formance advantages over previous published works and commer-
cially available ampliflers at a similar frequency band and power 
level. The amplifier applications include FM broadcast , aeronau-
tical Communications, nuclear, MRI , heating or RF power stage for 
Envelope Elimination and Restoration transmit ters . 
Index Terms—Aeronautical, b roadband ampliflers, broad-
casting, Class-E, EER, power ampliflers (PAs). 
I. INTRODUCTION 
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Fig. 1. Scheme of the amplifier output circuit. 
H IGH efflciency, wideband power ampliflers (PAs) can help to reduce power consumption, size and thermal 
requirements of Communications equipments better than any 
other circuit or system. In practice, the máximum efflciency 
that can be achieved for an RF PA depend on several factors 
such as working frequency, fractional bandwidth, máximum 
power and linearity, in such a way that the higher the frequency, 
output power, bandwidth and linearity the lower the efflciency 
of the amplifier. 
Although several circuits and techniques have been devised to 
design high efflciency PAs, in practice the performance of those 
ampliflers is usually lower than expected, and the improvement 
over conventional, less complicated PAs is limited. As a conse-
quence, it is still usual to flnd new PA designs based on tech-
niques dating from the thirties [1] that do not take advantage of 
new design concepts and advancements. 
There are several reasons that practical RF PAs are unable to 
achieve the high efflciency levéis predicted by theory [2], most 
of them direct or indirect consequences of the low load imped-
ances required by high power transistors at the fundamental and 
harmonics. Among the so called high efflciency ampliflcation 
classes, Class-E [3] has proven to be specially suitable for RF 
and microwave high efflciency power ampliflcation because of 
its inherent tolerance to active-device parasitics, specially ev-
idenced at high frequencies, such as the transistors output ca-
pacitance COUT and non-zero switching times. There are inter-
esting examples in the technical literature of wideband Class-E 
VHF PAs but all of them are in the tens of watts power range [4], 
[5], or they do not offer unquestionable efflciency improvement 
in comparison to conventional Class-C designs at this frequency 
band [6]. In this letter, anew wideband high power Class-E VHF 
amplifier is shown. Its output power is in the hundreds of watts 
range and its peak measured drain efflciency is 86%. To the best 
of the author's knowledge this is a significant improvement on 
previously published high efflciency, high power, wideband am-
pliflers for the VHF frequency band. Improving drain efflciency 
of high PAs does not only provide benefits on power savings but 
on heat management as well, allowing the design of more com-
pact and reliable transmitters. 
This amplifier is designed upon the load admittance synthesis 
concept. This means that the load admittance required by the 
transistor for cióse to nominal Class-E operation [7] is pro-
vided by a low-loss load network, specially designed to mini-
mize losses and to take advantage of parasitic effects of com-
ponents to synthesize the load admittance required by the tran-
sistor. 
II. AMPLIFIER DESCRIPTION 
The schematic of the amplifier output circuit is shown in 
Fig. 1. The amplifier comprises the following few parts: 
A. Transistor 
The transistor used in this amplifier is a power Silicon 
LDMOS (MRF6V4300N from Freescale Semiconductors). As 
of 2010 commercially available Silicon LDMOS technology 
for VHF combines a relatively high breakdown voltage (about 
110 V), an important advantage for Class-E designs that exhibit 
high peak drain to source voltages 3.56 times higher that the 
power supply voltage VDC> with low output capacitance and 
modérate cost in comparison to other solid state technologies 
such as GaN or SiC. Besides, the MRF6V4300N does not 
contain a built-in matching network that could preclude the 
synthesis of the load required for nominal Class-E operation at 
the fundamental and harmonics. However, the parasitics of the 
package of this transistor have important influence on the load 
that can be synthesized at the die load plañe of the transistor. 
For the sake of simplicity a sinusoidal voltage is used for 
driving this amplifier but more sophisticated drivers could be 
used to increase its gain. In this way, the transistor is driven hard 
enough to make it switch, as required by switch-mode amplifi-
cation classes such as Class-E. 
The transistor is modeled by a simple yet effective model 
for switching transistors [8] that pro vides accurate results for 
switch-mode PAs. Its simplicity is based on the fact that it is fo-
cused on modeling the "on" and "off' operation regions of the 
transistor. This model uses a non linear resistor "roN" to model 
the transistor in the "on" región and a "lossy capacitance" made 
of a nonlinear capacitance " C O U T " in series with a nonlinear re-
sistor "rcouT" for modeling the "off región of the transistor. 
Fig. 1 shows the schematic of the amplifier; it also shows the 
transistor die modeled, as explained before, along with a basic 
model for its package made of an inductance "LPCKG" and a 
capacitor " C P C K G " 
As shown in Fig. 1 three load planes are defined in this am-
plifier; load plañe "LP1" is a virtual load plañe located inside 
the transistor, at the right hand of the switch "SW". This is the 
load plañe where the load admittance required for Class-E op-
eration needs to be synthesized. Load plañe "LP2" is located 
right at the output of the transistor package where actual load 
measurements can be obtained. LPCKG is the most disturbing 
package parasitic providing the load required by SW at load 
plañe "LP1" because it adds an inductive reactance in series to 
the load impedance synthesized at the load plañe "LP2" by the 
load network. Load plañe "LP3" is located after the wideband 
admittance transformer "T." 
B. Admittance Transformation Network 
The most important component of the load network of this 
amplifier is the wideband admittance transformer "T" located 
right at the output port of the power transistor. It is used to lower 
the load admittance requirements at load plañe "LP2" down 
to the admittance synthesized at "LP3". This transformer is a 
low-loss, magnetic-flux coupling design with a measured loss of 
0.24 dB at 100 MHz. It is made of three rings of low impedance 
(15 O) semirigid coaxial cable. The cable outer jackets are con-
nected in parallel to form the primary of the transformer; the 
inner conductors are connected in series to form the secondary. 
The diameter of the transformer, 10 mm for this design, deter-
mines the inductance of the primary LEQ that is used as a com-
ponent of the amplifier load network. In order to reduce losses 
to a minimum, no magnetic core is used. This fact reduces cou-
pling between the primary and secondary of the transformer 
giving a transformation ratio lower than the valué expected from 
its geometry; its bandwidth is about 400 MHz. Transformers 
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Fig. 2. Measured load admittance at load planes LP2 at VDc = 16 V. 
of different sizes using different cable diameters were built to 
find the most suitable one for this application. A model was ex-
tracted from its measured "S" parameters, their more significant 
parameters are the following few ones: Magnetizing inductance 
LM = 8.8 nH, primary leakage inductance LKP negligible, 
secondary leakage inductance LKS = 26 nH, primary copper 
loss Rcp = 0.08 O, secondary copper loss Res = 0-3 O, pri-
mary intra winding capacitance CIP = 16 pF, secondary intra 
winding capacitance Cis = 1.5 pF, inter-winding capacitance 
Cps = 6 pF and turn ratio n = 2.7. 
C. Harmonic Termination Network 
A lumped component network is located after the transformer 
at load plañe "LP3" to provide both proper loads at the har-
monics and admittance phase rotation at the fundamental for 
nominal Class-E operation. The network comprises components 
C2, L2, C3 and L3 located at "LP3", and COUT and LEQ located 
at "LP2". The admittance transformation provided by the trans-
former (1 : n2) allows using higher reactance components for 
L2, C2, L3, C3 at the load plañe "LP3" than if they were lo-
cated at a lower impedance plañe such as "LP2". Having higher 
reactance, these components exhibit higher quality factors (Q) 
and self resonance frequencies (SRF) than the lower reactance 
counterparts required at load plañe "LP2" to perform the same 
function. 
III. DESIGN, SIMULATIONAND TESTING 
The harmonic termination network of the amplifier was de-
signed starting from a six element Chebyshev band-pass filter. 
The components were modified using computer optimization to 
approximately provide the load phase angle required for nom-
inal Class-E operation from 75 to 135 MHz, the goals of the 
computer optimization also included keeping load admittance 
purely reactive at the second and third harmonics as shown in 
[7]. The load network and PCB of the amplifier were carefully 
built to reduce parasitic effeets that have a noticeable effect on 
the amplifier performance. The admittance provided by the load 
network measured at "LP2" at VDC = 16 V is shown in Fig. 2. 
It must be noted that the admittance changes with VDC because 
the nonlinear nature of COUT-
After load network optimization the amplifier was simulated 
using Agilent's Advanced Design System (ADS). In spite of 
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Fig. 3. Measured and simulated output power P Q U T and drain efficiency rj-o. 
TABLEI 
MEASURED GAIN AT PEAK POWER AND AVERAGED TRANSISTOR 
SWITCHING CURRENT VERSUS FREQUENCY 
Frequency (MHz) 100 114 
IDC(A)@28V 
Gain at peak power (c 











Fig. 5. Photograph of the amplifier. 
Measured gain at peak power and averaged transistor 
switching current versus frequency are shown in Table I. 
A photograph of the amplifier is shown in Fig. 5. The size of 
the circuit is 80 x 50 mm. This relatively low size for a power 
VHF amplifier makes easy the combination of several stages 
for achieving high output levéis usually required at this band by 
some applications such as broadcasting. 
Fig. 4. Measured vD S (t) at 100 MHz and 12 VDc • 
this circuit containing a puré switch that may cause harmonic 
balance convergence problems, the simulation ran smoothly in 
this case. The simulation results for drain efficiency and output 
power are shown in Fig. 3. 
The amplifier output power and the drain efficiency were 
tested using a Bird 5000EX wattmeter with an accuracy of 5%. 
Output power was proportional to the second power of drain 
bias and drain efficiency decreased with drain bias (máximum 
A M - V D C rms error is 2% and PM-VDc ranges from -90° at 
0.05 V to 0o at 20 V). Measured output power POUT and drain 
efficiency r¡v test results are shown in Fig. 3 along with simula-
tion results for better comparison. As can be observed there is a 
good correspondence between simulated and measured output 
power, while measured efficiency is better than expected from 
simulated results. This is attributed to transistor model imper-
fections, instrument uncertainty and harmonic power influence 
on power tests. 
In order to check that the amplifier was really operating cióse 
to nominal Class-E conditions, drain to source VDSOO wave-
forms were measured at load plañe LP2 using a 1 GHz band-
width, 4 GSa/s oscilloscope fitted with a 650 MHz 3 dB band-
width oscilloscope probé over the amplifier bandwidth. Fig. 4 
shows the VDSOO waveform measured at 100 MHz (middle of 
the amplifier band) while the amplifier was powered at VDC = 
12 V, approximately half of the power supply voltage required 
for máximum output power, in order to not to exceed the máx-
imum voltage of the oscilloscope probé. 
IV. CONCLUSIÓN 
A high efficiency, wide-band, high power VHF PA has been 
shown. To the best of the author's knowledge, the performance 
of this amplifier is an advance over published or commercial 
amplifiers at this frequency band and power level. It has been 
designed providing the approximate load admittance required 
for Class-E nominal operation both at the fundamental and har-
monics using a low-loss, uncomplicated load network, whose 
main component is a low-loss, wideband transformer that ele-
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